Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

T

TL-Verilog-Atom
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Requirements
- Environments
- Incidents

Snippets Groups Projects

This is an archived project. Repository and other project resources are read-only.

13c76520

Verified Commit 13c76520 authored 7 years ago by Dmytro Bogatov

Downloads
- Patches
- Plain Diff

Prepare 0.1.0 release

parent f3163a2e

Loading

Changes 1

Hide whitespace changes

Inline Side-by-side

Showing

package.json 2 additions, 2 deletions

package.json

with 2 additions and 2 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment